

Appln No. 09/651,425

Amdt date November 7, 2003

Reply to Office action of September 10, 2003

**REMARKS/ARGUMENTS**

Claims 1-44 are currently pending in this application. Claims 1, 22, 43 and 44 have been amended to place them in better condition for allowance. In view of the above amendment and following remarks, applicants respectfully submit that the application is in condition for allowance. Entry of this amendment and reconsideration and allowance of the application are therefore respectfully requested.

The Examiner rejected claims 1-9, 19-30 and 41-44 under 35 U.S.C. 103(a) as being obvious over Tseng et al. (U.S. Patent 6,009,256) in view of Kolchinsky et al. (U.S. Patent 5,535,406). Applicants respectfully traverse this rejection.

Independent claims 1, 43 and 44 recite in part "mapping said plurality of kernel sections into a plurality of hardware dependent executable code for execution on the plurality of hardware accelerators..." Applicants respectfully submit that the cited references alone or in combination do not disclose or suggest the recited limitations.

Rather Tseng et al. is directed towards electronic design automation (EDA) systems and software for designing and verifying user's custom circuit designs. For example, as illustrated in FIGS. 4 and 6, the system of Tseng et al. "in conjunction with the user, selects the components for hardware models; that is, of the universe of possible hardware components that can be implemented in the hardware model of the user's circuit design, some hardware components will not be modeled in hardware for a variety of reasons..." (Tseng et al., col. 18, line 66 - col. 19, line 4).

**Appln No. 09/651,425**

**Amdt date November 7, 2003**

**Reply to Office action of September 10, 2003**

Tseng et al. then "maps the selected hardware models into a reconfigurable hardware emulation board. In particular, step 307 takes "the netlist and maps the circuit design into specific FPGA chips." (Tseng et al., col. 19, lines 14-20). Tseng et al further teaches that "step 309 generates the configuration files for mapping the hardware model to FPGA chips. In essence, step 309 assigns circuit design components to specific cells or gate level components in each chip." (Tseng et al., col. 19, lines 55-61).

Thus, Tseng et al. converts an electronic circuit design into a software model and simulates / emulates the performance of that circuit to improve the circuit design. Tseng does not however, disclose or suggest mapping a plurality of kernel sections into a plurality of hardware dependent executable code for execution on the plurality of hardware accelerators as recited in claims 1, 43 and 44 of the present invention. Applicants therefore respectfully submit that independent claims 1, 43 and 44 are novel and unobvious over the cited references and are therefore allowable. Applicants further submit that claims 2-21 that depend directly or indirectly from claim 1 are allowable as is claim 1 and for additional limitations recited therein.

Similarly, independent claim 22 recites a system for creating run time executable code comprised in part by "a plurality of hardware dependent executable code derived from said kernel sections for execution on said plurality of hardware accelerators; and a matrix describing said hardware accelerators and said executable code configured to support run time

Appln No. 09/651,425

Amdt date November 7, 2003

Reply to Office action of September 10, 2003


execution." Applicants submit that Tseng et al. does not disclose or suggest the recited limitations.

Rather as argued above with respect to claims 1, 43 and 44 Tseng et al. converts an electronic circuit design into a software model and simulates / emulates the performance of a that circuit to improve the circuit design. Tseng et al. then maps the selected hardware models into a reconfigurable hardware emulation board. Tseng et al. does not, however, disclose or suggest a plurality of hardware dependent executable code derived from said kernel sections for execution on said plurality of hardware accelerators as recited in claim 22 of the present invention.

Applicants therefore submit that claim 22 recites a novel and unobvious system over the cited references and is therefore allowable. Applicants further submit that claims 23-42 that depend directly or indirectly from claim 22 are allowable as is claim 22 and for additional limitations recited therein.

It is therefore respectfully submitted that pending claims 1-44 are in condition for allowance, and an early notice of allowance is respectfully requested.

Respectfully submitted,  
CHRISTIE, PARKER & HALE, LLP

By   
Peter A. Nichols  
Reg. No. 47,822  
626/795-9900

PAN/pan  
LLK PAS534286.1-\* -11/7/03 2:52 PM